--- 產(chǎn)品詳情 ---
Number of channels (#) | 1 |
Technology Family | AUP |
Supply voltage (Min) (V) | 0.8 |
Supply voltage (Max) (V) | 3.6 |
Input type | Standard CMOS |
Output type | Push-Pull |
Clock Frequency (Max) (MHz) | 260 |
IOL (Max) (mA) | 4 |
IOH (Max) (mA) | -4 |
ICC (Max) (uA) | 0.9 |
Features | Balanced outputs, Very high speed (tpd 5-10ns), Over-voltage tolerant inputs, Partial power down (Ioff) |
- Latch-Up Performance Exceeds 100 mA Per JESD?78, Class?II
- ESD Performance Tested Per JESD 22
- 2000-V Human-Body Model
(A114-B, Class II) - 1000-V Charged-Device Model (C101)
- 2000-V Human-Body Model
- Available in the Texas Instruments NanoStar? Package
- Low Static-Power Consumption
(ICC = 0.9 μA Maximum) - Low Dynamic-Power Consumption
(Cpd = 4.3 pF Typical at 3.3 V) - Low Input Capacitance (Ci = 1.5 pF Typical)
- Low Noise – Overshoot and Undershoot <10% of VCC
- Ioff Supports Partial-Power-Down Mode Operation
- Schmitt-Trigger Action Allows Slow Input Transition and Better Switching Noise Immunity at the Input
(Vhys = 250 mV Typical at 3.3 V) - Wide Operating VCC Range of 0.8 V to 3.6 V
- Optimized for 3.3-V Operation
- 3.6-V I/O Tolerant to Support Mixed-Mode Signal Operation
- tpd = 4.4 ns Maximum at 3.3 V
- Suitable for Point-to-Point Applications
The AUP family is TI?s premier solution to the industry?s low-power needs in battery-powered portable applications. This family assures a low static- and dynamic-power consumption across the entire VCC range of 0.8 V to 3.6 V, resulting in increased battery life (see AUP – The Lowest-Power Family). This product also maintains excellent signal integrity (see Excellent Signal Integrity).
This is a single positive-edge-triggered D-type flip-flop. When data at the data (D) input meets the setup time requirement, the data is transferred to the Q output on the positive-going edge of the clock pulse. Clock triggering occurs at a voltage level and is not directly related to the rise time of the clock pulse. Following the hold-time interval, data at the D input can be changed without affecting the levels at the outputs.
NanoStar? package technology is a major breakthrough in IC packaging concepts, using the die as the package.
This device is fully specified for partial-power-down applications using Ioff. The Ioff circuitry disables the outputs when the device is powered down. This inhibits current backflow into the device which prevents damage to the device.
為你推薦
-
TI數(shù)字多路復(fù)用器和編碼器SN54HC1512022-12-23 15:12
-
TI數(shù)字多路復(fù)用器和編碼器SN54LS1532022-12-23 15:12
-
TI數(shù)字多路復(fù)用器和編碼器CD54HC1472022-12-23 15:12
-
TI數(shù)字多路復(fù)用器和編碼器CY74FCT2257T2022-12-23 15:12
-
TI數(shù)字多路復(fù)用器和編碼器SN74LVC257A2022-12-23 15:12
-
TI數(shù)字多路復(fù)用器和編碼器SN74LVC157A2022-12-23 15:12
-
TI數(shù)字多路復(fù)用器和編碼器SN74ALS258A2022-12-23 15:12
-
TI數(shù)字多路復(fù)用器和編碼器SN74ALS257A2022-12-23 15:12
-
TI數(shù)字多路復(fù)用器和編碼器SN74ALS157A2022-12-23 15:12
-
TI數(shù)字多路復(fù)用器和編碼器SN74AHCT1582022-12-23 15:12
-
【PCB設(shè)計必備】31條布線技巧2023-08-03 08:09
相信大家在做PCB設(shè)計時,都會發(fā)現(xiàn)布線這個環(huán)節(jié)必不可少,而且布線的合理性,也決定了PCB的美觀度和其生產(chǎn)成本的高低,同時還能體現(xiàn)出電路性能和散熱性能的好壞,以及是否可以讓器件的性能達到最優(yōu)等。在上篇內(nèi)容中,小編主要分享了PCB線寬線距的一些設(shè)計規(guī)則,那么本篇內(nèi)容,將針對PCB的布線方式,做個全面的總結(jié)給到大家,希望能夠?qū)︷B(yǎng)成良好的設(shè)計習(xí)慣有所幫助。1走線長度1411瀏覽量 -
電動汽車直流快充方案設(shè)計【含參考設(shè)計】2023-08-03 08:08
-
Buck電路的原理及器件選型指南2023-07-31 22:28
-
100W USB PD 3.0電源2023-07-31 22:27
-
千萬不要忽略PCB設(shè)計中線寬線距的重要性2023-07-31 22:27
想要做好PCB設(shè)計,除了整體的布線布局外,線寬線距的規(guī)則也非常重要,因為線寬線距決定著電路板的性能和穩(wěn)定性。所以本篇以RK3588為例,詳細為大家介紹一下PCB線寬線距的通用設(shè)計規(guī)則。要注意的是,布線之前須把軟件默認設(shè)置選項設(shè)置好,并打開DRC檢測開關(guān)。布線建議打開5mil格點,等長時可根據(jù)情況設(shè)置1mil格點。PCB布線線寬01布線首先應(yīng)滿足工廠加工能力,1490瀏覽量 -
基于STM32的300W無刷直流電機驅(qū)動方案2023-07-06 10:02
-
上新啦!開發(fā)板僅需9.9元!2023-06-21 17:43
-
參考設(shè)計 | 2KW AC/DC數(shù)字電源方案2023-06-21 17:43
-
千萬不能小瞧的PCB半孔板2023-06-21 17:34