在线观看www成人影院-在线观看www日本免费网站-在线观看www视频-在线观看操-欧美18在线-欧美1级

電子發燒友App

硬聲App

0
  • 聊天消息
  • 系統消息
  • 評論與回復
登錄后你可以
  • 下載海量資料
  • 學習在線課程
  • 觀看技術視頻
  • 寫文章/發帖/加入社區
會員中心
創作中心

完善資料讓更多小伙伴認識你,還能領取20積分哦,立即完善>

3天內不再提示
電子發燒友網>電子資料下載>類型>參考設計>AD9833 FMC-SDP轉接器和評估板/Xilinx KC705參考設計

AD9833 FMC-SDP轉接器和評估板/Xilinx KC705參考設計

2021-05-20 | pdf | 383.5KB | 次下載 | 3積分

資料介紹

This version (09 Jan 2021 00:53) was approved by Robin Getz.The Previously approved version (22 Jul 2019 14:09) is available.Diff

AD9833 FMC-SDP Interposer & Evaluation Board / Xilinx KC705 Reference Design

Supported Devices

Evaluation Boards

Overview

This document presents the steps to setup an environment for using the EVAL-AD9833SDZ evaluation board together with the Xilinx KC705 FPGA board and the Xilinx Embedded Development Kit (EDK). Below is presented a picture of the EVAL-AD9833SDZ Evaluation Board with the Xilinx KC705 board.

img_ad9833.jpg

For component evaluation and performance purposes, as opposed to quick prototyping, the user is directed to use the part evaluation setup. This consists of:

  • 1. A controller board like the SDP-B ( EVAL-SDP-CS1Z)
  • 2. The component SDP compatible product evaluation board
  • 3. Corresponding PC software ( shipped with the product evaluation board)

The SDP-B controller board is part of Analog Devices System Demonstration Platform (SDP). It provides a high speed USB 2.0 connection from the PC to the component evaluation board. The PC runs the evaluation software. Each evaluation board, which is an SDP compatible daughter board, includes the necessary installation file required for performance testing.

Note: it is expected that the analog performance on the two platforms may differ.

28 Sep 2012 10:32 · Adrian Costina

Below is presented a picture of SDP-B Controller Board with the EVAL-AD9833SDZ Evaluation Board.

The EVAL-AD9833SDZ evaluation board is designed to help customers quickly prototype new AD9833 circuits and reduce design time. A high performance, on-board 25 MHz trimmed general oscillator is available to use as the master clock for the AD9833 system. Various links and SMB connectors are also available on the EVAL-AD9833SDZ board to maximize usability.

The AD9833 is a 25 MHz low power DDS device capable of producing high performance sine and triangular outputs. It also has an on-board comparator that allows a square wave to be produced for clock generation. Consuming only 13 mW of power at 3 V makes the AD9833 an ideal candidate for power-sensitive applications.

More information

Getting Started

The first objective is to ensure that you have all of the items needed and to install the software tools so that you are ready to create and run the evaluation project.

Required Hardware

Required Software

  • Xilinx ISE 14.6.
  • UART Terminal (Termite/Tera Term/Hyperterminal), baud rate 115200.
  • The EVAL-AD9833 reference project for Xilinx KC705 FPGA.

Downloads

Run the Demonstration Project

Hardware setup


Before connecting the ADI evaluation board to the Xilinx KC705 make sure that the VADJ_FPGA voltage of the KC705 is set to 3.3V. For more details on how to change the setting for VADJ_FPGA visit the Xilinx KC705 product page.

  • Use the FMC-SDP interposer to connect the ADI evaluation board to the Xilinx KC705 board on the FMC LPC connector.
  • Connect the JTAG and UART cables to the KC705 and power up the FPGA board.

Reference Project Overview

The following commands were implemented in this version of EVAL-AD9833 reference project for Xilinx KC705 FPGA board.

Command Description
help? Displays all available commands.
output= Selects the type of output. Accepted values:
0 - Sinusoid.(default)
1 - Triangle.
2 - DAC Data MSB/2.
3 - DAC Data MSB.
output? Displays the type of output.
loadFreqReg= Loads a frequency value in one selected register. Accepted values:
Register number:
0 - Frequency Register 0.
1 - Frequency Register 1.
Value:
0 .. 12 500 000 - the frequency value in Hz.
freqRegVal? Displays the value from one selected frequency register. Accepted values:
Register number:
0 - Frequency Register 0.
1 - Frequency Register 1.
loadPhaseReg= Loads a phase value in one selected register. Accepted values:
Register number:
0 - Phase Register 0.
1 - Phase Register 1.
Value:
0 .. 2PI - the phase value in radians.
phaseRegVal? Displays the value from one selected phase register. Accepted values:
Register number:
0 - Phase Register 0.
1 - Phase Register 1.
freqRegNo= Select the frequency register to be used. Accepted values:
Register number:
0 - Frequency Register 0.
1 - Frequency Register 1.
freqRegNo? Displays the selected frequency register.
phaseRegNo= Select the phase register to be used. Accepted values:
Register number:
0 - Phase Register 0.
1 - Phase Register 1.
phaseRegNo? Displays the selected phase register.
sleepMode= Select one sleep mode. Accepted values:
Sleep mode:
0 - No power-down.(default)
1 - DAC powered down.
2 - Internal clock disabled.
3 - DAC powered down and Internal clock disabled.
sleepMode? Displays the selected sleep mode.

Commands can be executed using a serial terminal connected to the UART peripheral of Xilinx KC705 FPGA.

The following image shows a generic list of commands in a serial terminal connected to Xilinx KC705 FPGA's UART peripheral. terminal_kc705.jpg

Software Project Setup

The hardware platform for each reference projects with FMC-SDP interposer and KC705 evaluation board is common. The next steps should be followed to recreate the software project of the reference design:

Github Repository

  • From this entire repository you will use cf_sdp_kc705 folder. This is common for all KC705 projects.

EDK KC705 project

  • Open the Xilinx SDK. When the SDK starts, it asks you to provide a folder where to store the workspace. Any folder can be provided. Make sure that the path where it is located does not contain any spaces.
  • In the SDK select the File→Import menu option to import the software projects into the workspace.

Import Projects

  • In the Import window select the General→Existing Projects into Workspace option.

Existing Projects Import

  • In the Import Projects window select the cf_sdp_kc705 folder as root directory and check the Copy projects into workspace option. After the root directory is chosen the projects that reside in that directory will appear in the Projects list. Press Finish to finalize the import process.

Projects Import

  • The Project Explorer window now shows the projects that exist in the workspace without software files.

Project Explorer

  • Now the software must be added in your project. For downloading the software, you must use 3 links from Github given in Downloads section. From there you'll download the specific driver, the specific commands and the Xilinx Boards Common Drivers(which are commons for all Xilinx boards). All the software files downloaded must be copied in src folder from sw folder.

Project complete

  • Before compilation in the file called Communication.h you have to uncomment the name of the device that you currently use. In the picture below there is an example of this, which works only with AD5629R project. For another device, uncomment only the respective name. You can have one driver working on multiple devices, so the drivers's name and the uncommented name may not be the same for every project.

Communication.h

  • The SDK should automatically build the project and the Console window will display the result of the build. If the build is not done automatically, select the Project→Build Automatically menu option.
  • If the project was built without any errors, you can program the FPGA and run the software application.
13 Aug 2013 09:22 · Lucian Sin

More information

28 May 2012 15:18
下載該資料的人也在下載 下載該資料的人還在閱讀
更多 >

評論

查看更多

下載排行

本周

  1. 1AN-1267: 使用ADSP-CM408F ADC控制器的電機控制反饋采樣時序
  2. 1.41MB   |  3次下載  |  免費
  3. 2AN158 GD32VW553 Wi-Fi開發指南
  4. 1.51MB   |  2次下載  |  免費
  5. 3AN148 GD32VW553射頻硬件開發指南
  6. 2.07MB   |  1次下載  |  免費
  7. 4AN-1154: 采用恒定負滲漏電流優化ADF4157和ADF4158 PLL的相位噪聲和雜散性能
  8. 199.28KB   |  次下載  |  免費
  9. 5AN-960: RS-485/RS-422電路實施指南
  10. 380.8KB   |  次下載  |  免費
  11. 6EE-249:使用VisualDSP在ADSP-218x DSP上實現軟件疊加
  12. 60.02KB   |  次下載  |  免費
  13. 7AN-1111: 使用ADuCM360/ADuCM361時的降低功耗選項
  14. 306.09KB   |  次下載  |  免費
  15. 8AN-904: ADuC7028評估板參考指南
  16. 815.82KB   |  次下載  |  免費

本月

  1. 1ADI高性能電源管理解決方案
  2. 2.43 MB   |  450次下載  |  免費
  3. 2免費開源CC3D飛控資料(電路圖&PCB源文件、BOM、
  4. 5.67 MB   |  138次下載  |  1 積分
  5. 3基于STM32單片機智能手環心率計步器體溫顯示設計
  6. 0.10 MB   |  130次下載  |  免費
  7. 4使用單片機實現七人表決器的程序和仿真資料免費下載
  8. 2.96 MB   |  44次下載  |  免費
  9. 5美的電磁爐維修手冊大全
  10. 1.56 MB   |  24次下載  |  5 積分
  11. 6如何正確測試電源的紋波
  12. 0.36 MB   |  18次下載  |  免費
  13. 7感應筆電路圖
  14. 0.06 MB   |  10次下載  |  免費
  15. 8萬用表UT58A原理圖
  16. 0.09 MB   |  9次下載  |  5 積分

總榜

  1. 1matlab軟件下載入口
  2. 未知  |  935121次下載  |  10 積分
  3. 2開源硬件-PMP21529.1-4 開關降壓/升壓雙向直流/直流轉換器 PCB layout 設計
  4. 1.48MB  |  420062次下載  |  10 積分
  5. 3Altium DXP2002下載入口
  6. 未知  |  233088次下載  |  10 積分
  7. 4電路仿真軟件multisim 10.0免費下載
  8. 340992  |  191367次下載  |  10 積分
  9. 5十天學會AVR單片機與C語言視頻教程 下載
  10. 158M  |  183335次下載  |  10 積分
  11. 6labview8.5下載
  12. 未知  |  81581次下載  |  10 積分
  13. 7Keil工具MDK-Arm免費下載
  14. 0.02 MB  |  73810次下載  |  10 積分
  15. 8LabVIEW 8.6下載
  16. 未知  |  65988次下載  |  10 積分
主站蜘蛛池模板: 午夜色婷婷 | 五月天激情综合网 | 日本一区二区三区四区不卡 | 2017天天天天做夜夜夜做 | 四虎影院官网 | 六月丁香婷婷激情 | 色婷婷在线观看视频 | 初恋视频黄色 | 456性欧美欧美在线视频 | 免费一看一级毛片 | 伊人久久综合网亚洲 | 毛片免费看网站 | 精品国产一二三区 | 久久国产午夜精品理论片34页 | 在线天堂中文新版有限公司 | 天天操天天摸天天爽 | 色老头免费视频 | 老司机午夜网站 | 色噜噜狠狠成人影院 | 人人射人人澡 | 三级视频在线 | 欧美aⅴ| 激情五月婷婷基地 | 亚洲人成综合网站在线 | 在线看片国产 | 午夜欧美精品久久久久久久久 | 亚欧免费视频 | 亚洲bt天堂| 亚洲爽视频 | 在线观看免费视频 | 免费啪视频观在线视频在线 | 亚洲国产一区二区在线 | 午夜色图 | 免费在线观看一区二区 | 国产色妞妞在线视频免费播放 | 色天天综合色天天天天看大 | 国产一区二区三区美女在线观看 | 天堂网中文 | 在线 你懂| 91青草视频| 美女扒开内裤让男人桶 |