在线观看www成人影院-在线观看www日本免费网站-在线观看www视频-在线观看操-欧美18在线-欧美1级

電子發(fā)燒友App

硬聲App

0
  • 聊天消息
  • 系統(tǒng)消息
  • 評(píng)論與回復(fù)
登錄后你可以
  • 下載海量資料
  • 學(xué)習(xí)在線課程
  • 觀看技術(shù)視頻
  • 寫文章/發(fā)帖/加入社區(qū)
會(huì)員中心
創(chuàng)作中心

完善資料讓更多小伙伴認(rèn)識(shí)你,還能領(lǐng)取20積分哦,立即完善>

3天內(nèi)不再提示
創(chuàng)作
電子發(fā)燒友網(wǎng)>電子資料下載>類型>參考設(shè)計(jì)>AD5669R FMC-SDP轉(zhuǎn)接器和評(píng)估板/Xilinx KC705參考設(shè)計(jì)

AD5669R FMC-SDP轉(zhuǎn)接器和評(píng)估板/Xilinx KC705參考設(shè)計(jì)

2021-05-20 | pdf | 307.05KB | 次下載 | 免費(fèi)

資料介紹

This version (09 Jan 2021 00:51) was approved by Robin Getz.The Previously approved version (01 Oct 2013 08:50) is available.Diff

AD5669R FMC-SDP Interposer & Evaluation Board / Xilinx KC705 Reference Design

Supported Devices

Evaluation Boards

Overview

This document presents the steps to setup an environment for using the EVAL-AD5669RSDZ evaluation board together with the Xilinx KC705 FPGA board and the Xilinx Embedded Development Kit (EDK). Below is presented a picture of the EVAL-AD5669RSDZ Evaluation Board with the Xilinx KC705 board.

ad5669.jpg

For component evaluation and performance purposes, as opposed to quick prototyping, the user is directed to use the part evaluation setup. This consists of:

  • 1. A controller board like the SDP-B ( EVAL-SDP-CS1Z)
  • 2. The component SDP compatible product evaluation board
  • 3. Corresponding PC software ( shipped with the product evaluation board)

The SDP-B controller board is part of Analog Devices System Demonstration Platform (SDP). It provides a high speed USB 2.0 connection from the PC to the component evaluation board. The PC runs the evaluation software. Each evaluation board, which is an SDP compatible daughter board, includes the necessary installation file required for performance testing.

Note: it is expected that the analog performance on the two platforms may differ.

28 Sep 2012 10:32 · Adrian Costina

Below is presented a picture of SDP-B Controller Board with the EVAL-AD5669RSDZ Evaluation Board.

The AD5669R device is low power, octal, 16-bit, buffered voltage-output DAC. Device is guaranteed monotonic by design. The AD5669R has an on-chip reference with an internal gain of 2. The AD5669R-1 has a 1.25 V, 5 ppm/°C reference, giving a full-scale output range of 2.5 V. The AD5669R-2/AD5669R-3 have a 2.5 V 5 ppm/°C reference, giving a full-scale output range of 5 V depending on the option selected. Devices with 1.25 V reference selected operate from a single 2.7 V to 5.5 V supply. Devices with 2.5 V reference selected operate from 4.5 V to 5.5 V. The on-chip reference is off at power-up, allowing the use of an external reference. The internal reference is enabled via a software write. The parts incorporate a power-on reset circuit to ensure that the DAC output powers up to 0 V (AD5669R-1/AD5669R-2) or midscale (AD5669R-3) and remains powered up at this level until a valid write takes place. The part contains a power-down feature that reduces the current consumption of the device to 400 nA at 5 V and provides software-selectable output loads while in power-down mode for any or all DAC channels.

The EVAL-AD5669R evaluation board is designed to help customers quickly prototype new AD5669R circuits and reduce design time. To power the AD5669R evaluation board supply 5V between the AVDD and AGND inputs for the analog supply.

More information

Getting Started

The first objective is to ensure that you have all of the items needed and to install the software tools so that you are ready to create and run the evaluation project.

Required Hardware

Required Software

  • Xilinx ISE 14.6.
  • UART Terminal (Termite/Tera Term/Hyperterminal), baud rate 115200.
  • The EVAL-AD5669R reference project for Xilinx KC705 FPGA.

Downloads

Run the Demonstration Project

Hardware setup


Before connecting the ADI evaluation board to the Xilinx KC705 make sure that the VADJ_FPGA voltage of the KC705 is set to 3.3V. For more details on how to change the setting for VADJ_FPGA visit the Xilinx KC705 product page.

  • Use the FMC-SDP interposer to connect the ADI evaluation board to the Xilinx KC705 board on the FMC LPC connector.
  • Connect the JTAG and UART cables to the KC705 and power up the FPGA board.


To power on the EVAL-AD5669R evaluation board, you need to provide +5V supply voltage to J2 connector on the board.

Reference Project Overview

The following commands were implemented in this version of EVAL-AD5669R reference project for Xilinx KC705 FPGA board.

Command Description
help? Displays all available commands.
reset! Makes a power-on reset.
powerMode= Selects a given power mode for selected DAC. Accepted values:
channel:
0 .. 7 - selected DAC A .. H.
power mode:
0 - normal operation.
1 - 1KOhm to GND.
2 - 100KOhms to GND.
3 - three-state.
powerMode? Displays the power mode for one selected DAC. Accepted values:
channel:
0 .. 7 - selected DAC A .. H.
intRef= Turns on/off the internal reference. Accepted values:
0 - turns off the internal reference.
1 - turns on the internal reference.
intRef? Displays the status of the internal reference.
loadN= Loads selected DAC register with a given value. Accepted values:
channel:
0 .. 7 - selected DAC A .. H.
15 - all DACs.
value:
0 .. 65535 - value to be written in register.
updateN Updates the selected DAC with the last value written in register. Accepted values:
channel:
0 .. 7 - selected DAC A .. H.
15 - all DACs.
value:
0 .. 65535 - value to be written in register.
loadNUpdateN Loads and updates the selected DAC with a given value. Accepted values:
channel:
0 .. 7 - selected DAC A .. H.
15 - all DACs.
value:
0 .. 65535 - value to be written in register.
loadNUpdateAll Loads the selected DAC with a given value and updates all DACs. Accepted values:
channel:
0 .. 7 - selected DAC A .. H.
15 - all DACs.
value:
0 .. 65535 - value to be written in register.
enLdacPin= Enables/Disables the LDAC pin for selected DAC. Accepted values:
channel:
0 .. 7 - selected DAC A .. H.
value:
1 - disable LDAC pin.
0 - enable LDAC pin.
enLdacPin? Displays the status(enabled or disabled) of the LDAC pin for a selected DAC. Accepted values:
channel:
0 .. 7 - selected DAC A .. H.
clrCode= Loads Clear Code Register with specific clear code.
Accepted values:
0 - clears code to zero scale when CLR pin goes from high to low.
1 - clears code to midscale when CLR pin goes from high to low.
2 - clears code to full scale when CLR pin goes from high to low.
3 - no operation.
clrCode? Displays the active clear code.
ldacPin= Sets the output value of LDAC pin. Accepted values:
0 - sets LDAC pin low.(default)
1 - sets LDAC pin high.
ldacPin? Displays the value of LDAC pin.
clrPin= Sets the output value of CLR pin. Accepted values:
0 - sets CLR pin low.
1 - sets CLR pin high.(default)
clrPin? Displays the value of CLR pin.

Commands can be executed using a serial terminal connected to the UART peripheral of Xilinx KC705 FPGA.

The following image shows a generic list of commands in a serial terminal connected to Xilinx KC705 FPGA's UART peripheral. terminal_kc705.jpg

Software Project Setup

The hardware platform for each reference projects with FMC-SDP interposer and KC705 evaluation board is common. The next steps should be followed to recreate the software project of the reference design:

Github Repository

  • From this entire repository you will use cf_sdp_kc705 folder. This is common for all KC705 projects.

EDK KC705 project

  • Open the Xilinx SDK. When the SDK starts, it asks you to provide a folder where to store the workspace. Any folder can be provided. Make sure that the path where it is located does not contain any spaces.
  • In the SDK select the File→Import menu option to import the software projects into the workspace.

Import Projects

  • In the Import window select the General→Existing Projects into Workspace option.

Existing Projects Import

  • In the Import Projects window select the cf_sdp_kc705 folder as root directory and check the Copy projects into workspace option. After the root directory is chosen the projects that reside in that directory will appear in the Projects list. Press Finish to finalize the import process.

Projects Import

  • The Project Explorer window now shows the projects that exist in the workspace without software files.

Project Explorer

  • Now the software must be added in your project. For downloading the software, you must use 3 links from Github given in Downloads section. From there you'll download the specific driver, the specific commands and the Xilinx Boards Common Drivers(which are commons for all Xilinx boards). All the software files downloaded must be copied in src folder from sw folder.

Project complete

  • Before compilation in the file called Communication.h you have to uncomment the name of the device that you currently use. In the picture below there is an example of this, which works only with AD5629R project. For another device, uncomment only the respective name. You can have one driver working on multiple devices, so the drivers's name and the uncommented name may not be the same for every project.

Communication.h

  • The SDK should automatically build the project and the Console window will display the result of the build. If the build is not done automatically, select the Project→Build Automatically menu option.
  • If the project was built without any errors, you can program the FPGA and run the software application.
13 Aug 2013 09:22 · Lucian Sin

More information

28 May 2012 15:18
下載該資料的人也在下載 下載該資料的人還在閱讀
更多 >

評(píng)論

查看更多

下載排行

本周

  1. 1AN-1267: 使用ADSP-CM408F ADC控制器的電機(jī)控制反饋采樣時(shí)序
  2. 1.41MB   |  3次下載  |  免費(fèi)
  3. 2AN158 GD32VW553 Wi-Fi開(kāi)發(fā)指南
  4. 1.51MB   |  2次下載  |  免費(fèi)
  5. 3AN148 GD32VW553射頻硬件開(kāi)發(fā)指南
  6. 2.07MB   |  1次下載  |  免費(fèi)
  7. 4AN-1154: 采用恒定負(fù)滲漏電流優(yōu)化ADF4157和ADF4158 PLL的相位噪聲和雜散性能
  8. 199.28KB   |  次下載  |  免費(fèi)
  9. 5AN-960: RS-485/RS-422電路實(shí)施指南
  10. 380.8KB   |  次下載  |  免費(fèi)
  11. 6EE-249:使用VisualDSP在ADSP-218x DSP上實(shí)現(xiàn)軟件疊加
  12. 60.02KB   |  次下載  |  免費(fèi)
  13. 7AN-1111: 使用ADuCM360/ADuCM361時(shí)的降低功耗選項(xiàng)
  14. 306.09KB   |  次下載  |  免費(fèi)
  15. 8AN-904: ADuC7028評(píng)估板參考指南
  16. 815.82KB   |  次下載  |  免費(fèi)

本月

  1. 1ADI高性能電源管理解決方案
  2. 2.43 MB   |  450次下載  |  免費(fèi)
  3. 2免費(fèi)開(kāi)源CC3D飛控資料(電路圖&PCB源文件、BOM、
  4. 5.67 MB   |  138次下載  |  1 積分
  5. 3基于STM32單片機(jī)智能手環(huán)心率計(jì)步器體溫顯示設(shè)計(jì)
  6. 0.10 MB   |  130次下載  |  免費(fèi)
  7. 4使用單片機(jī)實(shí)現(xiàn)七人表決器的程序和仿真資料免費(fèi)下載
  8. 2.96 MB   |  44次下載  |  免費(fèi)
  9. 5美的電磁爐維修手冊(cè)大全
  10. 1.56 MB   |  24次下載  |  5 積分
  11. 6如何正確測(cè)試電源的紋波
  12. 0.36 MB   |  18次下載  |  免費(fèi)
  13. 7感應(yīng)筆電路圖
  14. 0.06 MB   |  10次下載  |  免費(fèi)
  15. 8萬(wàn)用表UT58A原理圖
  16. 0.09 MB   |  9次下載  |  5 積分

總榜

  1. 1matlab軟件下載入口
  2. 未知  |  935121次下載  |  10 積分
  3. 2開(kāi)源硬件-PMP21529.1-4 開(kāi)關(guān)降壓/升壓雙向直流/直流轉(zhuǎn)換器 PCB layout 設(shè)計(jì)
  4. 1.48MB  |  420062次下載  |  10 積分
  5. 3Altium DXP2002下載入口
  6. 未知  |  233088次下載  |  10 積分
  7. 4電路仿真軟件multisim 10.0免費(fèi)下載
  8. 340992  |  191367次下載  |  10 積分
  9. 5十天學(xué)會(huì)AVR單片機(jī)與C語(yǔ)言視頻教程 下載
  10. 158M  |  183335次下載  |  10 積分
  11. 6labview8.5下載
  12. 未知  |  81581次下載  |  10 積分
  13. 7Keil工具M(jìn)DK-Arm免費(fèi)下載
  14. 0.02 MB  |  73810次下載  |  10 積分
  15. 8LabVIEW 8.6下載
  16. 未知  |  65988次下載  |  10 積分
主站蜘蛛池模板: 狠狠干天天操 | 手机看片日韩高清1024 | 毛片毛片免费看 | 天天视频官网天天视频在线 | 午夜精品久久久久久久第一页 | 久久久久毛片成人精品 | 欧美18性欧美丶黑吊 | 日本亚洲天堂网 | 四虎精品影院永久在线播放 | 日本不卡视频一区二区三区 | 性色a v 一区 | 免费网站日本永久免费观看 | 女人张开腿男人桶 | 欧美生活性色 | 97久久天天综合色天天综合色 | 国产手机在线观看视频 | 午夜亚洲国产精品福利 | 在线视频久久 | 好吊788gaoco | 免费91视频| 让她爽的喷水叫爽乱 | 好男人社区www的视频免费 | 男人不识本网站上遍色站也枉然 | 亚洲啪啪网站 | 三级免费黄录像 | 伊人婷婷色香五月综合缴激情 | 国产伦子一区二区三区 | 你懂的网址在线 | 亚洲午夜在线观看 | 黄色福利视频网站 | 欧美黄三级在线观看 | 乱轮黄色小说 | 国产美女免费 | 久操久操| 深爱开心激情网 | 伊人久久大香线蕉电影院 | 毛片韩国 | 欧美精品福利 | 成人黄色一级片 | 欧美三级影院 | 国产午夜久久影院 |